

# HXLVDS

## Quad LVDS Differential Line Driver Radiation Hardened 3.3V SOI CMOS

### Features

- Four Independent Drivers
- Rad Hard: >300k Rad(Si)  
Total Dose
- Single +3.3 V Supply
- Common Driver Enable Control
- Tristate Outputs
- Temperature Range:  
-55°C to 125°C
- Minimum Differential Output  
Signal: 250mV
- Maximum Operating  
Frequency > 100MHz

### ■ Low Power


The HXLVDSD dissipates less than 300mW with all outputs toggling at a data rate of 100MHz.

### ■ Common Receiver Enable Control (EN, EN\*)

The EN and EN\* inputs allow the user to put the digital outputs into high impedance tri-state mode.

### ■ Space Qualified Package


The HXLVDSD is packaged in a 16 lead ceramic flat pack.



The HXLVDSD is a radiation hardened quad differential line driver with tristate outputs. It features four independent drivers with a common driver enable control and high impedance outputs. The HXLVDSD along with the HXLVDSR provide an alternative to high power devices for high speed point to point interface applications.

The HXLVDSD is a radiation hardened SOI-IV Silicon On Insulator (SOI) process with very low power consumption. The input of the HXLVDSD allows for easy interfacing to space and military imaging, sensor, and communications systems.


### Pin Diagram



### Pin Description

Pin	Symbol	Signal Type	Buffer Definition
1	D <sub>IN1</sub>	I	CMOS
2	D <sub>OUT1+</sub>	O	LVDS
3	D <sub>OUT1-</sub>	O	LVDS
4	EN	I	CMOS
5	D <sub>OUT2-</sub>	O	LVDS
6	D <sub>OUT2+</sub>	O	LVDS
7	D <sub>IN2</sub>	I	CMOS
8	GND	GND	GND/VSS = 0V
9	D <sub>IN3</sub>	I	CMOS
10	D <sub>OUT3+</sub>	O	LVDS
11	D <sub>OUT3-</sub>	O	LVDS
12	EN*	I	CMOS
13	D <sub>OUT4-</sub>	O	LVDS
14	D <sub>OUT4+</sub>	O	LVDS
15	D <sub>IN4</sub>	I	CMOS
16	V <sub>DD</sub>	PWR	V <sub>DD</sub>

## Block Diagram



## Truth Table

ENABLES		INPUT D <sub>IN</sub>	DIFF OUTPUT D <sub>OUT+</sub> - D <sub>OUT-</sub>
EN	EN*		
L	H	X	Z
H	X	L	L
X	L	L	L
H	X	H	H
X	L	H	H

## Signal Definition

Signal	Definition
EN - EN*	EN and EN* are the common enable control signals. As shown in the truth table, the combination of EN = L and EN* = H puts the outputs into the high impedance state. The outputs are enabled for all other combinations of EN and EN*.
D <sub>IN1</sub> - D <sub>IN4</sub>	Data Inputs
D <sub>OUT+</sub> - D <sub>OUT-</sub>	Differential Outputs

The HXLVDS is a radiation hardened quad differential line driver designed for applications requiring low power dissipation and high data rates. The HXLVDS accepts 3.3V CMOS input voltage levels and translates them into low voltage differential (LVDS) output

levels. The EN and EN\* inputs allow active Low or active High control of the tristate outputs. The enable signals are common to all four drivers. The dual enable scheme allows for flexibility in turning devices on or off.

## Absolute Maximum Ratings (1)

Parameter	Symbol	Conditions	Limits		Units
			Min	Max	
Supply Voltage	V <sub>DD</sub>	—	-0.5	+4.6	V
DC Input Voltage	V <sub>IN</sub>	—	-0.5	V <sub>DD</sub> +0.5	V
DC Output Voltage	V <sub>OUT+</sub> , V <sub>OUT-</sub>	—	-0.5	V <sub>DD</sub> +0.5	V
Enable Input Voltage	(EN, EN*)	—	-0.5	V <sub>DD</sub> +0.5	V
Input Diode Clamp Current	I <sub>IK</sub>	V <sub>IN</sub> < 0 - V <sub>TH, diode</sub> or V <sub>IN</sub> > V <sub>DD</sub> + V <sub>TH, diode</sub>	-42	+42	mA
Short Circuit I High (max) LVDS Output Shorted to Complement Output, (2)	I <sub>OSH1</sub>	V <sub>DD</sub> = 3.6 V	-16	—	mA
Short Circuit I Low (max) LVDS Output Shorted to Complement Output, (2)	I <sub>OSL1</sub>	V <sub>DD</sub> = 3.6 V	—	+16	mA
Short Circuit I High (max) LVDS Output Shorted to VSS, (2)	I <sub>OSH2</sub>	V <sub>DD</sub> = 3.6 V, V <sub>OUT</sub> = VSS	-27	—	mA
Short Circuit I Low (max) LVDS Output Shorted to VDD, (2)	I <sub>OSL2</sub>	V <sub>DD</sub> = 3.6 V, V <sub>OUT</sub> = V <sub>DD</sub>	—	+27	mA
Maximum Continuous Current per Output Pin	—	—	-19.5	+19.5	mA
DC Output Current, per Pin	I <sub>O</sub>	V <sub>OUT</sub> = 0 to V <sub>DD</sub>	-50	+50	mA
Thermal Resistance, Junction to Case	θ <sub>JC</sub>	—	—	+22.2	°C/W
Storage Temperature Range	T <sub>STG</sub>	—	-65	+150	°C
Lead Temperature (Soldering, 10 sec.)	T <sub>LMAX</sub>	—	—	+300	°C
Junction Temperature	T <sub>J</sub>	—	—	+175	°C
ESD (HBM)	—	—	2000	—	V

(1) Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed.

(2) One output at a time should be shorted and the maximum junction temperature should not be exceeded. It should be tested for a maximum of 1 second.

## Recommended Operating Conditions

Parameter	Symbol	Limits		Units
		Min	Max	
Supply Voltage	$V_{DD}$	+3.0	+3.6	V
Case Temperature	$T_C$	-55	+125	°C
High Level Input Voltage, $V_{DD} = 3.0\text{ V to }3.6\text{ V}$	$V_{IH}$	$0.7V_{DD}$	—	V
Low Level Input Voltage, $V_{DD} = 3.0\text{ V to }3.6\text{ V}$	$V_{IL}$	—	$0.3V_{DD}$	V
Input Voltage	$V_{IN}$	-0.3	$V_{DD} + 0.3$	V

## Electrical Requirements

Parameter	Symbols	Conditions	Limits		Units
			Min	Max	
Differential Output Voltage Min (LVDS Outputs)	$V_{OD1}$	$V_{DD} = 3.0\text{ V}, R_L = 100 \pm 1\% \Omega$	250	—	mV
Differential Output Voltage Max (LVDS Outputs)	$V_{OD2}$	$V_{DD} = 3.6\text{ V}, R_L = 100 \pm 1\% \Omega$	—	550	mV
Change in Magnitude of VOD1 for Complementary					
Output States (LVDS Outputs), (1)	$\Delta V_{OD1}$	$R_L = 100 \pm 1\% \Omega$	—	50	ImV
Offset Voltage Min (LVDS Outputs)	$V_{OS1}$	$V_{DD} = 3.0\text{ V}, R_L = 100 \pm 1\% \Omega$	—	1.4	V
Offset Voltage Max (LVDS Outputs)	$V_{OS2}$	$V_{DD} = 3.6\text{ V}, R_L = 100 \pm 1\% \Omega$	1.1	—	V
Change in Magnitude of VOS for Complementary					
Output States (LVDS Outputs), (1)	$\Delta V_{OS}$	$R_L = 100 \pm 1\% \Omega$	—	50	ImV
Output High Voltage (LVDS Outputs)	$V_{OH1}$	$V_{DD} = 3.0\text{ V}, R_L = 100 \pm 1\% \Omega$	—	1.850	V
Output High Voltage (LVDS Outputs)	$V_{OH2}$	$V_{DD} = 3.6\text{ V}, R_L = 100 \pm 1\% \Omega$	—	1.850	V
Output Low Voltage (LVDS Outputs)	$V_{OL1}$	$V_{DD} = 3.0\text{ V}, R_L = 100 \pm 1\% \Omega$	0.800	—	V
Output Low Voltage (LVDS Outputs)	$V_{OL2}$	$V_{DD} = 3.6\text{ V}, R_L = 100 \pm 1\% \Omega$	0.800	—	V
Input High Voltage (CMOS Inputs)	$V_{IH}$	For $D_{IN}$ , EN, and EN*, $V_{DD} = 3.6\text{ V}$	—	2.52	V
Input Low Voltage (CMOS Inputs)	$V_{IL}$	For $D_{IN}$ , EN, and EN*, $V_{DD} = 3.0\text{ V}$	0.9	—	V
Input Current (CMOS Inputs)	$I_{IH}$	$V_{IN} = V_{DD}$ , for $D_{IN}$ , EN, and EN*, $V_{DD} = 3.6\text{ V}$	-10	+10	$\mu\text{A}$
	$I_{IL}$	$V_{IN} = \text{GND}$ , for $D_{IN}$ , EN, and EN*, $V_{DD} = 3.6\text{ V}$	-10	+10	$\mu\text{A}$
Power-off Leakage	$I_{OFF}$	$V_{OUT} = 2.4\text{V}, V_{DD} = \text{GND}$	-10	+10	$\mu\text{A}$
Output Power-Down State	$I_{OZL}$	EN = GND and EN* = $V_{DD}$ , $V_{DD} = 3.6\text{ V}, V_O = 0\text{V}$	-10	+10	$\mu\text{A}$
	$I_{OZH}$	EN = GND and EN* = $V_{DD}$ , $V_{DD} = 3.6\text{ V}, V_O = V_{DD}$	-10	+10	$\mu\text{A}$
Static Supply Current, Drivers Enabled (all differential outputs are loaded, no toggle at inputs)	$I_{DDL}$	$V_{DD} = 3.6\text{ V}, R_L = 100 \pm 1\% \Omega$ , All Channels, $D_{IN} = V_{DD}$ or GND,	—	51	mA
Standby Supply Current, Driver Disabled	$I_{DDSB}$	$V_{DD} = 3.6\text{ V}, \text{EN} = \text{GND}, \text{EN}^* = V_{DD}, V_{in} = 0\text{V}$	—	5	mA
Dynamic Supply Current, Drivers Enabled	$V_{DD} = 3.6\text{ V}$ , All outputs loaded with 100 Ohm loads, all outputs toggling.				
	$I_{DDOP1}$	1 MHz	—	62	mA
	$I_{DDOP2}$	10 MHz	—	65	mA
	$I_{DDOP3}$	50 MHz	—	77	mA
	$I_{DDOP4}$	100 MHz	—	81	mA

## Radiation Hardness Ratings (1)(2)

Parameter	Limits	Units	Test Conditions
Total Dose (3)	$\geq 300$	krad(Si)	$V_{DD} = \text{Maximum}$
Transient Dose Rate Upset	$\geq 1 \times 10^9$	rad(Si)/s	$PW = 20\text{ns}, 3\mu\text{s X-ray}, V_{DD} = \text{Minimum}$
Dose Rate Survivability	$\geq 1 \times 10^{12}$	rad(Si)/s	$PW = 20\text{ns}, 3\mu\text{s X-ray}, V_{DD} = \text{Maximum}$
Neutron Fluence	$\geq 1 \times 10^{14}$	$\text{N}/\text{cm}^2$	1MeV equivalent energy, Unbiased

(1) Ambient temperature 25°C unless otherwise specified.

(2) Device will not latch up due to any of the specified radiation exposure conditions.

## Radiation Performance

### Total Ionizing Radiation Dose

The device will meet all stated functional and electrical specifications after the specified total ionizing radiation dose. All electrical and timing performance parameters will remain within specifications, post rebound (based on extrapolation), after an operational period of 15 years. Total dose hardness is assured by wafer level testing of process monitor transistors using 10 KeV X-ray. Parameter correlations have been made between 10 KeV X-rays applied at a dose rate of  $5 \times 10^5$  rad(SiO<sub>2</sub>)/min at T= 25°C and gamma rays (Cobalt 60 source) to ensure that wafer level X-ray testing is consistent with standard military radiation test environments.

### Transient Pulse Ionizing Radiation

The HXLVDS will meet any functional or electrical specification after exposure to a radiation pulse up to the transient dose rate survivability specification, when applied under recommended

operating conditions. Note that the current conducted during the pulse by the inputs, outputs, and power supply may significantly exceed the normal operating levels. The application design must accommodate these effects.

### Neutron Radiation

The HXLVDS will meet any functional or timing specification after exposure to the specified neutron fluence under recommended operating or storage conditions.

### Latchup and Snapback

The HXLVDS will not latch up due to any of the above radiation exposure conditions when applied under recommended operating conditions.

## Capacitance Parameters (1)

Parameter	Symbols	Conditions	Limits		Units
			Min	Max	
Input Capacitance (CMOS Inputs)	C <sub>I</sub>		—	12	pF
Output Capacitance, Package capacitance with respect to ground as seen by the on-chip (LVDS outputs)	C <sub>O</sub>		—	17	pF

(1) Guaranteed but not tested.

## Switching Parameters

Parameter	Symbols	Conditions	Limits		Units
			Min	Max	
Driver output jitter (1) (2)	t <sub>PWD1</sub>	Data	—	350	ps
Driver output jitter with power supply distortion, (1) (2)	t <sub>PWD2</sub>	Data	—	400	ps
Driver output jitter (1) (2)	t <sub>PWD1</sub>	Clock	—	7	ps
Driver output jitter with power supply distortion, (1) (2)	t <sub>PWD2</sub>	Clock	—	80	ps
Differential Propagation Delay High to Low	t <sub>PHLD</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.8	3.6	ns
Differential Propagation Delay Low to High	t <sub>PLHD</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.8	3.7	ns
Differential Pulse Skew   t <sub>PHLD</sub> - t <sub>PLHD</sub>  , (1)	t <sub>SKD</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.0	0.5	ns
Differential Channel-to-Channel Skew, (1)	ΔSK <sub>CC</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.0	0.5	ns
Differential Part to Part Skew, (1)	ΔSK <sub>PP1</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.0	1.0	ns
Differential Part to Part Skew, (1)	ΔSK <sub>PP2</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.0	1.3	ns
LVDS Output Rise Time, 20%-80% of signal swing, (1)	t <sub>R</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	—	1.5	ns
LVDS Output Fall Time, 20%-80% of signal swing, (1)	t <sub>F</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	—	1.5	ns
Disable Time High to Z	t <sub>PHZ</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF		5.0	ns
Disable Time Low to Z	t <sub>PLZ</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF		5.0	ns
Enable Time Z to High	t <sub>PZH</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.8	8.5	ns
Enable Time Z to Low	t <sub>PZL</sub>	R <sub>L</sub> = 100 ±1% Ω, C <sub>L</sub> = 10 pF	0.8	7.0	ns
Maximum Operating Frequency	f <sub>MAX</sub>		100	—	MHz

(1) Guaranteed but not tested by vendor.

(2) Maximum LVDS Driver Jitter performance is guaranteed between -5°C and 125°C case temperature, between 3.0 V and 3.6 V; and pre- and post-radiation.


a. Driver CMOS input signal transition time of 1 ns, 10%-to-90% for a 0V-V<sub>DD</sub> waveform.

b. Driver differential output is terminated with Z<sub>load</sub> = 100 Ω ± 1% resistor, between (p) and (n) output, and C<sub>load</sub> = 10 pF from each output to ground.


c. For Data jitter measurement, apply a minimum of 250 Pseudo Random Bit Stream (PRBS) bits, at 25 Mbps rate, with no more than 10 consecutive non-transitioning bits in the data stream, at transmitter CMOS input, and measure peak-to-peak data jitter across 100 Ω resistor at LVDS output.

d. For Clock jitter measurement, apply a 50 MHz clock at LVDS driver CMOS input, and measure RMS Time Interval Error (TIE) jitter on rising edge of the LVDS driver output.

## Timing Diagram



## Package Outline Dimensions



Symbol	Dimensions - Inches		Dimensions - Millimeters	
	Min	Max	Min	Max
A	.101	.125	2.57	3.18
b	.015	.019	0.38	0.48
c	.004	.007	0.11	0.18
D	.392	.408	9.96	10.36
e	.047	.053	1.20	1.34
E	.274	.286	6.96	7.26
E1	.185	.196	4.70	4.96
L	.320	.360	8.13	9.14
Q	.022	.032	0.56	0.82

## Reliability

For many years Honeywell has been producing integrated circuits that meet the stringent reliability requirements of space and defense systems. Honeywell has delivered hundreds of thousands of QML parts since first becoming QML qualified in 1990. Using this proven approach Honeywell will assure the reliability of the products manufactured with the SOI CMOS process technology. This approach includes adhering to Honeywell's General Manufacturing Standards for:

- Designing in reliability by establishing electrical rules based on wear out mechanism characterization performed on specially designed test structures (electromigration, TDDB, hot carriers, negative bias temperature instability, radiation)
- Utilizing a structured and controlled design process
- A statistically controlled wafer fabrication process with a continuous defect reduction process
- Individual wafer lot acceptance through process monitor testing (includes radiation testing)
- The use of characterized and qualified packages
- A thorough product testing program based on MIL-PRF-38535 and MIL-STD 883.

## Qualification and Screening

The SOI CMOS technology is qualified by Honeywell after meeting the criteria of the General Manufacturing Standards and is also QML Qualified. This qualification is the culmination of years of development, testing, documentation, and on-going process control.


The test flow includes screening units with the defined flow (Class V and Q+ equivalent) and the appropriate periodic or lot conformance testing (Groups B, C, D, and E). Both the process and the products are subject to period or lot based Technology Conformance Inspection (TCI) and Quality Conformance Inspection (QCI) tests, respectively, as defined by Honeywell's Quality Management Plan.

Honeywell delivers products that are screened to two levels including Engineering Models and Flight Units. EMs are available with limited screening for prototype development and evaluation testing.

Group A	Final Lot Acceptance Electrical Tests
Group B	Mechanical – Dimensions (1), Bond Strength, Solvents, Die Shear, Solderability, Lead Integrity, Seal, Acceleration
Group C	Life Tests – 1000 hours at 125°C or equivalent
Group D	Package related mechanical tests – Shock, Vibration, Accel, Salt (1), Seal, Lead Finish Adhesion, Lid Torque, Thermal Shock, Temp Cycle, Moisture Resistance
Group E	Radiation Tests

(1) Testing performed by package supplier.

## Ordering Information



(1) Orders may be faxed to 763-954-2051. Please contact our Customer Service Representative at 1-763-954-2474 for further information.

(2) Engineering Device Description: Parameters are tested -55°C to 125°C, 24 hour burn-in, no radiation guaranteed.

## Standard Microcircuit Drawing

The HXLVDS can be ordered under the SMD drawing 5962-07A02.

## QCI Testing (1)

Classification	QCI Testing
QML Q+	No lot specific testing performed. (2)
QML V	Lot specific testing required in accordance with MIL-PRF-38535 Appendix B.

- (1) QCI groups, subgroups and sample sizes are defined in MIL-PRF38535 and the Honeywell QM Plan. Quarterly testing is done in accordance with the Honeywell QM Plan.  
(2) If customer requires lot specific testing, the purchase order must indicate specific tests and sample sizes.

This product and related technical data is subject to the U.S. Department of State International Traffic in Arms Regulations (ITAR) 22 CFR 120-130 and may not be exported, as defined by the ITAR, without the appropriate prior authorization from the Directorate of Defense Trade Controls, United States Department of State. Diversion contrary to U.S. export laws and regulations is prohibited. This datasheet includes only basic marketing information on the function of the product and therefore is not considered technical data as defined in 22CFR 120.10.

Honeywell reserves the right to make changes to any products or technology herein to improve reliability, function or design. Honeywell does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

### Find out more

To learn more about Honeywell's radiation hardened integrated circuit products and technologies, visit [www.honeywell.com/microelectronics](http://www.honeywell.com/microelectronics).

### Honeywell Aerospace

Honeywell  
1944 E. Sky Harbor Circle  
Phoenix, AZ 85034  
Telephone: 1.800.601.3099  
International: 602.365.3099  
[www.honeywell.com](http://www.honeywell.com)

The Honeywell logo is displayed in a bold, red, sans-serif font.

N61-1001-000-000  
June 2010  
© 2010 Honeywell International Inc.